The 22nd International Workshop on Languages and Compilers for Parallel Computing

Trabant University Center, University of Delaware, Newark, Delaware, USA. October 8-10, 2009

Home
Call for Papers
Organizing Committee
Submissions
Registration
Hotel and Transportation
Program
Keynote Speakers
Tutorial

Sponsored by:






Thursday, October 8, 2009

8:00

Breakfast

 

8:45-9:00

Opening Remarks

Lori Pollock

Xiaoming Li

 

9:00-10:00

Keynote speech I: HPC in Phase Change: Towards a New Parallel Execution Model
Session Chair: Lori Pollock

Thomas Sterling
Professor of Computer Science
Louisiana State University

 

10:00-10:30

Break

 

10:30-12:00

Languages and Programming Environment Support I
Session Chair: Albert Cohen


A Communication Framework for Fault-tolerant Parallel Execution
Nagarajan Kanna, Jaspal Subhlok, Edgar Gabriel, Eshwar Rohit and David Anderson

The STAPL pList
Gabriel Tanase, Xiabing Xu, Antal Buss, Timmie Smith, Nathan Thomas, Mauro Bianco, Nancy Amato and Lawrence Rauchwerger

Hardware Support for OpenMP Collective Operations
Soohong Kim, Samuel Midkiff and Henry Dietz


12:00-13:00

Lunch

 

13:00-15:00

GPU, Cell and Many-cores
Session Chair: Xiaoming Li

Loop Transformation Recipes for Code Generation and Auto-Tuning
Chun Chen, Jacqueline Chame, Mary Hall, Jaewook Shin and Gabe Rudy

MIMD Interpretation On A GPU
Henry Dietz and Dalton Young

TL-DAE: Thread-Level Decoupled Access/Execution for OpenMP on the Cyclops-64 Many-core Processor
Ge Gan

Mapping Streaming Languages to General Purpose Processors through Vectorization
Raymond Manley and David Gregg


15:00-15:30

Break

 

15:30-17:00

Performance Tuning
Session Chair: Lawrence Rauchwerger

A Balanced Approach to Application Performance Tuning
Souad Koliai, Stéphane Zuckerman, Emmanuel Oseret, Mickaël Ivascot, William Jalby and Dinh Quang

Automatically tuning parallel and parallelized programs
Chirag Dave and Rudolf Eigenmann

DFT Performance Prediction in FFTW
Liang Gu and Xiaoming Li


17:00-17:15

Program Committee Report

John Cavazos

 

17:30-19:00

Reception

Panel: What do compiler optimizations mean for many-cores?

Panelists: Albert Cohen (INRIA, France), Hironori Kasahara (Waseda University, Japan), Rishi Khan (ETI), David Padua (University of Illinois at Urbana-Champaign), and Nicolas Vasilache (Reservoir Inc.)

Moderator: Xiaoming Li

 

Friday, October 9, 2009

8:00

Breakfast

 

9:00-10:00

Keynote Speech II: The Polytope Model, Past, Present, Future
Session Chair: Guang Gao

Paul Feautrier
Professor
Ecole Normale Supérieure de Lyon, France

 

10:00-10:30

Break

 

10:30-12:00

Languages and Programming Environment Support II
Session Chair: Francois Bodin

Safe and Familiar Multi-core Programming by means of a Hybrid Functional and Imperative Language
Ronald Veldema and Michael Philippsen

Hierarchical Place Trees: A Portable Abstraction
for Task Parallelism and Data Movement

Yonghong Yan, Jisheng Zhao, Yi Guo and Vivek Sarkar

OSCAR API for Real-time Low-Power Multicores and Its Performance on Multicores and SMP Servers
Keiji Kimura, Masayoshi Mase, Hiroki Mikami, Takamichi Miyamoto, Jun Shirako and Hironori Kasahara


12:00-13:00

Lunch on your own

 

13:00-15:00

Parallel Compiler Technology
Session Chair: Rudolf Eigenmann

Programming with Intervals
Nicholas Matsakis and Thomas Gross

Adaptive and Speculative Memory Consistency Support for Multi-Core Architectures with On-Chip Local Memories
Nikola Vujic, Marc Gonzalez Tallada, Xavier Martorell, Eduard Ayguade and Lluc Alvarez

Synchronization-Free Automatic Parallelization: Beyond Affine Iteration-Space Slicing
Anna Beletska, Wlodzimierz Bielecki, Albert Cohen and Marek Palkowski

Automatic Data Distribution for Improving Data Locality on the Cell BE Architecture
Miao Wang, Francois Bodin and Sébastien MATZ


15:00-15:30

Break

 

15:30-17:30

General Compiler Technology
Session Chair: Michelle Strout

Automatic Restructuring of Linked Data Structures
Harmen L.A. van der Spek, C.W. Mattias Holm and Harry A.G. Wijshoff

Using The Meeting Graph Framework to Minimise Kernel Loop Unrolling for Scheduled Loops
Mounira Bachir, David Gregg and Sid-Ahmed-Ali Touati

Efficient Tiled Loop Generation: D-tiling
DaeGon Kim and Sanjay Rajopadhye

Effective Source-to-Source Outlining to Support Whole Program Empirical Optimization
Chunhua Liao, Daniel J. Quinlan, Richard Vuduc and Thomas Panas


17:45

Bus leaves for workshop dinner

18:00-21:00

Banquet at Bayard House

Keynote Speech III: The Soul of A New Language: The Story of UPC

Bill Carlson
IDA Center for Computing Sciences

 

Saturday, October 10, 2009

8:00

Breakfast

 

8:15-10:15

Runtime and feedback-driven optimization
Session Chair: John Cavazos

Speculative Optimizations for Parallel Programs on Multicores
Vijay Nagarajan and Rajiv Gupta

Fastpath Speculative Parallelization
Michael F. Spear, Kirk Kelsey, Tongxin Bai, Luke Dalessandro, Chen Ding, Michael L. Scott and Peng Wu

PSnAP: Accurate Synthetic Address Streams Through Memory Profiles
Catherine Mills Olschanowsky, Mustafa Tikir, Laura Carrington and Allan Snavely

Enforcing Textual Alignment of Collectives Using Dynamic Checks
Amir Kamil and Katherine Yelick

 

10:15-10:45

Break

 

10:45-12:45

Short Papers
Session Chair: Fabrice Rastello

A Code Generation Approach for Auto-Vectorization in the SPADE Compiler
Huayong Wang, Henrique Andrade, Bugra Gedik and Kun-Lung Wu

Portable Just-in-time Specialization of Dynamically Typed Scripting Languages
Kevin Williams, Jason McCandless and David Gregg

Reducing Training Time in a One-shot Machine Learning-based Compiler
John Thomson, Michael O'Boyle, Grigori Fursin and Bjoern Franke

Optimizing Local Memory Allocation and Assignment Through a Decoupled Approach
Boubacar DIOUF, Ozcan OZTURK and Albert COHEN

Unrolling loops containing task parallelism
Roger Ferrer, Alejandro Duran, Xavier Martorell and Eduard Ayguadé


12:45-13:15

Lunch for Tutorial Attentees

 

13:15-13:30

Change room for tutorial

 

13:30-17:00

Tutorial on SSA-based Register Allocation